跳转到主要内容

概览

描述

The 72T72105 is a 64K x 72 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x72/x36/x18 data flow. TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

特性

  • User selectable HSTL/LVTTL Input and/or Output
  • 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Output voltage
  • 3.3V Input tolerant
  • Program programmable flags by either serial or parallel means
  • Big-Endian/Little-Endian user selectable byte representation
  • Auto power down minimizes standby power consumption
  • Master Reset clears entire FIFO
  • Partial Reset clears data, but retains programmable settings
  • Empty, Full and Half-Full flags signal FIFO status
  • Output enable puts data outputs into high impedance state
  • JTAG port, provided for Boundary Scan function
  • Available in 324-pin PBGA package
  • expandable in depth and width
  • Independent Read and Write Clocks (permit reading and writing simultaneously)
  • Industrial temperature range (–40C to +85C) is available

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

模型 - IBIS ZIP 22 KB
模型 - BSDL 登录后下载 ZIP 3 KB
模型 - SPICE 登录后下载 TAR 66 KB
3 项目

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?