跳转到主要内容
512 x 18 SyncFIFO, 3.3V

封装信息

CAD 模型:View CAD Model
Pkg. Type:TQFP
Pkg. Code:PP64
Lead Count (#):64
Pkg. Dimensions (mm):10.0 x 10.0 x 1.4
Pitch (mm):0.5

环境和出口类别

Pb (Lead) FreeNo
Moisture Sensitivity Level (MSL)3
ECCN (US)
HTS (US)

产品属性

Lead Count (#)64
Pb (Lead) FreeNo
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
ArchitectureUni-directional
Bus Width (bits)18
Core Voltage (V)3.3
Density (Kb)9
Family NameSyncFIFO
I/O Frequency (MHz)66 - 66
I/O Type3.3 V LVTTL
InterfaceSynchronous
Length (mm)10
MOQ500
Organization512 x 18
Package Area (mm²)100
Pb Free Categorye0
Pitch (mm)0.5
Pkg. Dimensions (mm)10.0 x 10.0 x 1.4
Pkg. TypeTQFP
Qty. per Carrier (#)0
Qty. per Reel (#)500
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Temp. Range (°C)0 to 70°C
Thickness (mm)1.4
Width (mm)10
已发布No

描述

The 72V215 is a 512 x 18 First-In, First-Out (FIFO) memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock (RCLK) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation.