跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Typical tSK(o) (Output Skew) < 250ps
  • ESD > 2000V per MIL-STD-883, Method 3015
  • > 200V using
  • machine model (C = 200pF, R = 0)
  • VCC = 3.3V ± 0.3V, Normal Range
  • VCC = 2.7V to 3.6V, Extended Range
  • VCC = 2.5V ± 0.2V
  • CMOS power levels (0.4 uW typ. static)
  • Rail-to-Rail output swing for increased noise margin
  • High Output Drivers: ±24mA
  • Available in 56 pin TSSOP package

描述

The 74ALVCH16260 12-bit to 24-bit multiplexed D-type latch is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory interleaving applications. The 74ALVCH16260 has "bus-hold" which prevents floating inputs and eliminates the need for pull-up/down resistors. The 74ALVCH16260 operates at -40C to +85C

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
74ALVCH16260PAGObsoleteN/AIn StockTSSOP56#CYesTube
74ALVCH16260PAG8ObsoleteN/AIn StockTSSOP56#CYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?