跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation)
VCXO Jitter Attenuator & FemtoClock NG Multiplier

封装信息

CAD 模型:View CAD Model
Pkg. Type:VFQFPN
Pkg. Code:NLG32
Lead Count (#):32
Pkg. Dimensions (mm):5.0 x 5.0 x 0.9
Pitch (mm):0.5

环境和出口类别

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

产品属性

Lead Count (#)32
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)2500
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Abs. Pull Range Min. (± PPM)100
Advanced FeaturesVCXO-based APLL
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)0.008 - 155.52
Input TypeLVPECL, LVDS, HSTL, SSTL, HCSL
Inputs (#)2
Length (mm)5
Loop Bandwidth Range (Hz)8 - 75
MOQ2500
Output Banks (#)2
Output Freq Range (MHz)25 - 312.5
Output Skew (ps)75
Output TypeLVPECL, LVDS
Output Voltage (V)3.3
Outputs (#)2
Package Area (mm²)25
Phase Jitter Max RMS (ps)0.7
Phase Jitter Typ RMS (ps)0.3
Pitch (mm)0.5
Pkg. Dimensions (mm)5.0 x 5.0 x 0.9
Pkg. TypeVFQFPN
Product CategoryFemtoClock NG, Jitter Attenuators
Prog. ClockNo
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)0.9
Width (mm)5
Xtal Freq (KHz)25000 - 25000

描述

The 813N252I-04 is a PLL-based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock® NG frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics. The device is packaged in a space-saving 32-VFQFN package and supports industrial temperature range.