跳转到主要内容
2:4 HCSL PCIe Clock Buffer

封装信息

Lead Count (#) 32
Pkg. Code NLG32
Pitch (mm) 0.5
Pkg. Type VFQFPN
Pkg. Dimensions (mm) 5.0 x 5.0 x 0.9

环境和出口类别

Moisture Sensitivity Level (MSL) 3
Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390001

产品属性

Lead Count (#) 32
Carrier Type Tray
Moisture Sensitivity Level (MSL) 3
Qty. per Reel (#) 0
Qty. per Carrier (#) 490
Pb (Lead) Free Yes
Pb Free Category e3 Sn
Temp. Range -40 to +85°C
Additive Phase Jitter Typ RMS (fs) 357
Additive Phase Jitter Typ RMS (ps) 0.357
App Jitter Compliance PCIe Gen1, PCIe Gen2, PCIe Gen3
Core Voltage (V) 3.3
Function Buffer, Multiplexer
Input Freq (MHz) 0 - 700
Input Type LVPECL, LVDS, HSTL, SSTL, HCSL
Inputs (#) 2
Length (mm) 5
MOQ 490
Output Banks (#) 1
Output Freq Range (MHz) 0 - 700
Output Signaling HCSL
Output Skew (ps) 175
Output Type HCSL
Output Voltage (V) 3.3
Outputs (#) 4
Package Area (mm²) 25.0
Pitch (mm) 0.5
Pkg. Dimensions (mm) 5.0 x 5.0 x 0.9
Pkg. Type VFQFPN
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Thickness (mm) 0.9
Width (mm) 5

描述

The 831724I is a high-performance, differential HCSL clock/data multiplexer and fanout buffer. The device is designed for the multiplexing and fanout of high-frequency clock and data signals. The device has two differential, selectable clock/data inputs. The selected input signal is distributed to four low-skew differential HCSL outputs. Each input pair accepts HCSL, LVDS, LVPECL and SSTL levels. The 831724I is characterized to operate from a 3.3V power supply. Guaranteed input, output-to-output and part-to-part skew characteristics make the 831724I ideal for those clock and data distribution applications demanding well-defined performance and repeatability. The 831724I supports the clock multiplexing and distribution of PCI Express (2.5 Gb/s) and Gen 2 (5 Gb/s) clock signals. The device is a member of the family of High Performance Clock Solutions from IDT.