跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
替代产品

特性

  • Fully integrated PLL
  • Five differential HSTL output pairs
  • Selectable differential CLKx/nCLKx input pairs
  • CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL
  • Output frequency range: 31.25MHz to 700MHz
  • Input frequency range: 31.25MHz to 700MHz
  • VCO range: 250MHz to 700MHz
  • External feedback for "zero delay" clock regeneration
  • Cycle-to-cycle jitter: 25ps (maximum)
  • Output skew: 25ps (maximum)
  • Static phase offset: ±100ps
  • 3.3V core, 1.8V output operating supply
  • 0°C to 70°C ambient operating temperature
  • Available in lead-free (RoHS 6) package
  • For replacement device use 8725BY-01LF

描述

The 8624 is a high performance, 1-to-5 Differential-to-HSTL zero delay buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The 8624 has two selectable clock input pairs. The CLK0, nCLK0 and CLK1, nCLK1 pair can accept most standard differential input levels. The VCO operates at a frequency range of 250MHz to 700MHz. Utilizing one of the outputs as feedback to the PLL, output frequencies up to 700MHz can be regenerated with zero delay with respect to the input. Dual reference clock inputs support redundant clock or multiple reference applications.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
8624BYLFObsoleteN/AOut of StockTQFP32#CYesTray
8624BYLFTObsoleteN/AOut of StockTQFP32#CYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?