跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Five differential 3.3V LVPECL outputs
  • Selectable differential clock inputs
  • CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
  • Output frequency range: 31.25MHz to 700MHz
  • Input frequency range: 31.25MHz to 700MHz
  • VCO range: 250MHz to 700MHz
  • External feedback for "zero delay" clock regeneration
  • Cycle-to-cycle jitter: 25ps (maximum)
  • Output skew: 25ps (maximum)
  • PLL reference zero delay: 50ps ± 100ps
  • 3.3V operating supply
  • 0°C to 70°C ambient operating temperature
  • Lead-Free package available
  • Industrial temperature information available upon request

描述

The 8634-01 is a high performance 1-to-5 Differential-to- 3.3V LVPECL Zero Delay Buffer. The 8634-01 has two selectable clock inputs. The CLKx, nCLKx pair can accept most standard differential input levels. Utilizing one of the outputs as feedback to the PLL, output frequencies up to 700MHz can be regenerated with zero delay with respect to the input. Dual reference clock inputs support redundant clock or multiple reference applications.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
8634BK-01LFObsoleteN/AOut of StockVFQFPN32#CYesTray
8634BK-01LFTObsoleteN/AOut of StockVFQFPN32#CYesReel
8634BY-01LFObsoleteN/AOut of StockTQFP32#CYesTray
8634BY-01LFTObsoleteN/AOut of StockTQFP32#CYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?