跳转到主要内容

概览

描述

The 889474 is a high speed 2-to-1 differential multiplexer with integrated 2 output LVDS fanout buffer and internal termination and is a member of the family of high performance clock solutions from IDT. The 889474 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pins allow other differential signal families such as LVPECL, LVDS, LVHSTL and CML to be easily interfaced to the input with minimal use of external components. The 889474 is packaged in a small 4mm x 4mm 24-pin VFQFN package which makes it ideal for use in space-constrained applications.

特性

  • Two differential LVDS outputs
  • INx, nINx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, CML
  • 50? internal input termination to VT
  • Maximum output frequency: 2GHz (maximum)
  • Additive phase jitter, RMS: 0.06ps (typical)
  • Output skew: 20ps (maximum)
  • Propagation delay: 700ps (maximum)
  • 2.5V operating supply
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free RoHS-compliant package

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件