跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Clock recovery for STM-4 (OC-12/STS-12) and
  • STM-1 (OC-3/STS-3)
  • Input: NRZ data (622.08 or 155.52 Mbit/s)
  • Output: clock signal (622.08MHz or 155.52MHz) and retimed
  • data signal at 622.08 or 155.52 Mbit/s
  • Internal PLL for clock generation and clock recovery
  • Differential inputs can accept LVPECL levels
  • Differential LVPECL data and clock outputs
  • Lock reference input and PLL lock output
  • 19.44MHz reference clock input
  • Full 3.3V supply mode
  • -40°C to 85°C operating temperature
  • Available in lead-free (RoHS 6) package
  • See ICS894D115I for a clock/data recovery circuit with a
  • TSSOP EPAD package
  • See ICS894D115I-04 for a clock/data recovery circuit with
  • LVDS outputs

描述

The 894D115I-01 is a clock and data recovery circuit. The device is designed to extract the clock signal from a NRZ-coded STM-4 (OC-12/STS-12) or STM-1 (OC-3/STS-3) input data signal. The output signals of the device are the recovered clock and retimed data signals.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
894D115BGI-01LFObsoleteN/AOut of StockTSSOP20#Tube1074#Yese3 Sn-40 to 85°C
894D115BGI-01LFTObsoleteN/AOut of StockTSSOP20#Reel13000#0Yese3 Sn-40 to 85°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?