概览
描述
The IDT9112-16 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in PC systems operating at speeds from 25 to 133 MHz.
特性
-
Zero input - output delay
-
Frequency range 25 - 133 MHz (3.3V)
-
High loop filter bandwidth ideal for Spread Spectrum applications
-
Less than 200 ps Jitter between outputs
-
Skew controlled outputs
-
Skew less than 250 ps between outputs
-
Available in 8 pin 150 mil SOIC or 173 mil TSSOP package.
-
3.3V ±10% operation
产品对比
应用
设计和开发
产品选项
当前筛选条件