跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation)

瑞萨电子的时序产品组合已被 SiTime 收购。

数据手册、文档以及样品订购仍将通过 Renesas.com 官网提供,直至 2026 年底。如需新设计、采购、技术支持以及产品咨询,请访问 SiTime.com 官网或发送电子邮件至 [email protected]。预计于 2026 年底前全面过渡至 SiTime。

Programmable Timing Control Hub™ For P4™

封装信息

CAD 模型:View CAD Model
Pkg. Type:SSOP
Pkg. Code:PVG56
Lead Count (#):56
Pkg. Dimensions (mm):18.4 x 7.5 x 2.3
Pitch (mm):0.64

环境和出口类别

Pb (Lead) FreeYes
Moisture Sensitivity Level (MSL)1
ECCN (US)
HTS (US)

产品属性

Pkg. TypeSSOP
Lead Count (#)56
Pb (Lead) FreeYes
Carrier TypeTube
Accepts Spread Spec InputNo
C-C Jitter Max P-P (ps)150
Chipset ManufacturerIntel
Chipset Name845
Clock Spec.CK408
Core Voltage (V)3.3
Die FormNo
Diff. Output SignalingHCSL
Input Freq (MHz)14.318 - 200
Length (mm)18.4
MOQ182
Moisture Sensitivity Level (MSL)1
Output Freq Range (MHz)14.318 - 200
Output Voltage (V)3.3
Outputs (#)22
Package Area (mm²)138
Pb Free Categorye3 Sn
Pitch (mm)0.64
Pkg. Dimensions (mm)18.4 x 7.5 x 2.3
Qty. per Carrier (#)26
Qty. per Reel (#)0
Reference OutputNo
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Spread SpectrumYes
Supply Voltage (V)3.3 - 3.3
Tape & ReelNo
Temp. Range (°C)0 to 70°C
Thickness (mm)2.3
Width (mm)7.5
Xtal Freq (KHz)14.3182 - 14.3182
Xtal Inputs (#)1

描述

The 950211 is a single chip clock solution for desktop designs using the Intel Brookdale chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system. The 950211 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I2C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.