特性
- Low skew, low jitter PLL clock driver
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- With bypass mode mux
- Operating frequency 60 to 210 MHz
- Universal input (LVTTL, LVPECL, LVDS, LVCMOS)
描述
Not recommended for new designs
当前筛选条件
加载中