跳转到主要内容

特性

  • Feedback pins for input to output synchronization
  • Spread Spectrum tolerant inputs
  • Auto PD when input signal is at a certain logic state

描述

Low skew, low jitter PLL clock driver. 1 to 10 differential clock distribution (SSTL_18)

当前筛选条件