特性
- LP-HCSL outputs; save 18 resistors compared to standard HCSL outputs.
- 47 mW typical power consumption in PLL mode; minimal power consumption
- Separate power rail for LP-HCSL outputs can optionally be supplied from any voltage between 1.05 and 1.5 V; maximum power savings
- OE# pin for each output; support DIF power management
- HCSL differential input; can be driven by common clock sources
- Spread spectrum tolerant; allows reduction of EMI
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- 1 MHz to 167 MHz operating frequency
- Device contains default configuration; SMBus interface not required for device operation
- 3.3 V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space-saving 6x6 mm 48-pin VFQFPN; minimal board space
描述
The 9DBU0931 is a member of IDT's 1.5 V Ultra-Low-Power (ULP) PCIe family. The device has 5 output enables for clock management, and 3 selectable SMBus addresses.
| Part Number | Status | Samples | Stock | Package | Lead Count (#) | Carrier Type | Moisture Sensitivity Level (MSL) | Qty. per Reel (#) | Qty. per Carrier (#) | Pb (Lead) Free | Pb Free Category | Temp. Range (°C) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 9DBU0931AKILF | Obsolete | N/A | Out of Stock | VFQFPN | 48# | Tray | 3 | 0 | 490# | Yes | e3 Sn | -40 to 85°C |
| 9DBU0931AKILFT | Obsolete | N/A | Out of Stock | VFQFPN | 48# | Reel | 3 | 2500# | 0 | Yes | e3 Sn | -40 to 85°C |
| 9DBU0931AKLF | Obsolete | N/A | Out of Stock | VFQFPN | 48# | Tray | 3 | 0 | 490# | Yes | e3 Sn | 0 to 70°C |
| 9DBU0931AKLFT | Obsolete | N/A | Out of Stock | VFQFPN | 48# | Reel | 3 | 2500# | 0 | Yes | e3 Sn | 0 to 70°C |
- 应用说明英语PDF 431 KB 7WDXRDKU4E7E-5-59216 2023年12月06日
- 应用说明英语PDF 495 KB 7WDXRDKU4E7E-5-57312 2014年5月12日
推荐文档 (1)
数据手册 (1)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
- 应用说明英语PDF 431 KB 7WDXRDKU4E7E-5-59216 2023年12月06日
应用说明和白皮书 (9)
- 产品变更通告英语PDF 583 KB 7WDXRDKU4E7E-5-61343 2016年12月20日查看更多 (7)
产品通告（产品变更、EOL 等） (7)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
- 产品简述英语PDF 378 KB 7WDXRDKU4E7E-6-1169 2012年8月14日
营销资料 (4)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器，请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库，帮助您解答常见问题
- 前往支持论坛，获取瑞萨电子技术专家和社群的帮助
A detailed overview of IDT's full-featured PCI Express (PCIe) clock and timing solutions. The presentation addresses PCIe Gen 1, Gen 2, Gen 3, and Gen 4 architectures and how IDT's industry-leading solutions provide all the functions, features, and performance required by the application.
Presented by Ron Wade, System Architect at IDT. For more information visit the PCIe clocks page.
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
In this episode, Ron Wade from IDT (acquired by Renesas) explains PCIe common clocking and its impact on timing solutions. Learn about using a single clock source, fan-out buffers, and the considerations for spread spectrum and non-spread spectrum clocking in PCIe systems.
In this video, we explore PCIe with separate reference clocks and the effects of clock selection. Learn how separate reference clocks work and their impact on system performance and stability.
This video provides a high-level overview of Separate Reference Clock with Independent Spread (SRIS) architectures for PCI Express systems, additional performance requirements that this clocking architecture imposes on the reference clocks, and some system implications encountered trying to implement the architecture.
IDT (acquired by Renesas) engineer provides a brief tutorial describing the main differences between standard HCSL and low-power HCSL (LP-HCSL).
Presented by Ron Wade, PCI Express timing expert.
An overview of IDT's full-featured PCI Express (PCIe) clock zero-delay buffers and fanout buffers addressing PCIe Gen 1, Gen 2, Gen 3, and Gen 4.
Presented by Ron Wade, System Architect at IDT.
An overview of PCI Express applications and how IDT's industry-leading portfolio of PCIe clock products addresses the requirements. The video briefly discusses PCIe riser cards, embedded SOC, and PCIe storage (NVME) examples.
Presented by Ron Wade, System Architect at IDT.
A brief overview of how data rates have changed from PCI Express (PCIe) Generation 1, Gen 2, Gen 3, Gen 4 and Gen 5.
Presented by Ron Wade, system architect at IDT.
A brief overview of how clock and timing specifications have changed from PCI Express (PCIe) Generation 1, Gen 2, Gen 3, Gen 4 and Gen 5.
Presented by Ron Wade, system architect at IDT (acquired by Renesas).
A brief overview of the PCI Express common clock (CC) jitter model, and the transfer functions as they relate to the timing PLLs. This model applies to PCI Express (PCIe) Gen 2, Gen 3, Gen 4 and Gen 5. The equations would be slightly different for other PCIe architectures, such as SRIS, SRnS, or data clocked.
Presented by Ron Wade, system architect at IDT (acquired by Renesas). For more information about Renesas's PCIe timing solutions, visit the PCI Express (PCIe) Clocks page.
