概览
描述
特性
- CMOS or LVDS DDR digital outputs
- Dual-channel14-bit pipelined ADC core
- Duty cycle stabilizer
- Fast OTR detection
- Flexible input voltage range: 1 V to 2 V (p-p) with 6 dB programmable fine
- gain
- INL ±
- 1 LSB, DNL ±
- 0.5 LSB (typical)
- Input bandwidth, 650 MHz
- Offset binary, 2's complement, gray code
- Power dissipation, 775 mW at 80 Msps
- Power-down and Sleep modes
- Sample rate up to 65 Msps
- SFDR, 90 dBc
- Single 3 V supply
- SNR, 73 dB
- SPI Interface
产品对比
应用
设计和开发
开发板与套件
ADC1412D065F1 demo board; CMOS version; SPI, Regulators and CMOS buffer on board
IDT's dual channel ADC demonstration board is suitable for dynamic performances evaluation from low to high IF configuration with LVCMOS outputs. A Data acquisition board can be used to easily analyze the ADC performances in the design and prototyping phase
ADC1412D065F2 demo board; LVDS version; SPI, Regulators and LVDS outputs on board
IDT's dual channel ADC demonstration board is suitable for dynamic performances evaluation from low to high IF configuration with LVDS DDR outputs. A Data acquisition board can be used to easily analyze the ADC performances in the design and prototyping phase.
ADC1412D080F1 demo board; CMOS version; SPI, Regulators and CMOS buffer on board
IDT's dual channel ADC demonstration board is suitable for dynamic performances evaluation from low to high IF configuration with LVCMOS outputs. A Data acquisition board can be used to easily analyze the ADC performances in the design and prototyping phase
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

产品选项
当前筛选条件