概览
描述
The 9ZXL0451E is a second-generation enhanced performance DB800ZL derivative for PCIe Gen 4 and 5 applications. In fanout (bypass) mode, it is DB2000Q compatible. A fixed external feedback in zero-delay buffers (ZDB) mode maintains low drift for critical QPI/UPI.
特性
- LP-HCSL outputs eliminate 16 resistors; save 32mm2 of area
- PCIe Gen 1–5 compliance
- 4 OE# pins; SMBus control also available
- 3 selectable SMBus addresses
- 2 selectable ZDB bandwidths; minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of ZDB bandwidth and fanout modes
- Spread spectrum compatible
- 100MHz ZDB mode
- 5mm × 5mm 32-VFQFPN package; small board footprint
产品对比
应用
设计和开发
产品选项
当前筛选条件
视频和培训
PCIe Gen5 Clock Buffers
Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family.
For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.
Video List
