跳转到主要内容

概览

描述

The 8413S12BI is a PLL-based clock generator. This high performance device is optimized to generate the processor core reference clock, the PCI-Express, sRIO, XAUI, SerDes reference clocks and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the 8413S12BI supports telecommunication, networking, and storage requirements.

特性

  • Ten selectable 100MHz, 125MHz, 156.25MHz and 312.5MHz clocks for PCI Express, sRIO and GbE, HCSL interface levels
  • One single-ended QG LVCMOS/LVTTL clock output at 125MHz
  • One single-ended QF LVCMOS/LVTTL clock output at 50MHz, 15 output impedance
  • Two single-ended QREFx LVCMOS/LVTTL outputs at 25MHz, 15 output impedance
  • Selectable external crystal or differential (single-ended) input source
  • Crystal oscillator interface designed for 25MHz, parallel resonant crystal
  • Differential CLK, nCLK input pair that can accept: LVPECL, LVDS, LVHSTL, HCSL input levels
  • Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTL) input levels
  • Supply Modes, (125MHz QG output and 25MHz QREFx outputs):
    • Core / Output
    • 3.3V / 3.3V
    • 3.3V / 2.5V
  • Supply Modes, (HCSL outputs, and 50MHz QF output):
    • Core / Output
    • 3.3V / 3.3V
  • -40°C to 85°C ambient operating temperature
  • Available in Lead-free (RoHS 6) package

 

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?