跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Compliant with Intel DB800 spec
  • Eight differential clock pairs at 0.7V
  • 50ps skew
  • 50ps cycle-to-cycle jitter
  • Programmable Bandwidth
  • PLL bypass configurable
  • Divide by 2 programmable
  • Available in SSOP and TSSOP packages

描述

The CV141 differential buffer is compliant with Intel DB800 specifications. It is intended to distribute the SRC (serial reference clock) as a companion chip to the main clock of the CK409, CK410/CK410M, CK410B, etc. PLL is off in bypass mode and has no clock detect.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
CV141PAGObsoleteN/AOut of StockTSSOP48#CYesTube
CV141PVGObsoleteN/AOut of StockSSOP48#CYesTube
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?