跳转到主要内容
CMTS Direct Conversion (Zero IF) Clock Source

封装信息

Pkg. Type: CLCC
Pkg. Code: CG36
Lead Count (#): 36
Pkg. Dimensions (mm): 9.0 x 9.0 x 2.8
Pitch (mm): 0.6

环境和出口类别

Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090
Moisture Sensitivity Level (MSL) 1

产品属性

Pkg. Type CLCC
Lead Count (#) 36
Pb (Lead) Free Yes
Carrier Type Tube
Abs. Pull Range Min. (± PPM) 100
Core Voltage (V) 3.3
Feedback Input No
Input Freq (MHz) 2.048 - 2.048, 4.096 - 4.096, 10.24 - 10.24, 20.48 - 20.48
Input Type LVCMOS
Inputs (#) 2
Length (mm) 9
MOQ 57
Moisture Sensitivity Level (MSL) 1
Output Banks (#) 3
Output Freq Range (MHz) 10.24 - 10.24, 40.96 - 40.96, 81.92 - 81.92, 163.84 - 163.84, 245.76 - 245.76, 491.52 - 491.52
Output Type LVPECL
Output Voltage (V) 3.3
Outputs (#) 4
Package Area (mm²) 81
Pb Free Category e4 Au
Phase Jitter Typ RMS (ps) 3
Pitch (mm) 0.6
Pkg. Dimensions (mm) 9.0 x 9.0 x 2.8
Prog. Clock No
Qty. per Carrier (#) 54
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range (°C) 0 to 70°C
Thickness (mm) 2.8
Width (mm) 9
已发布 No

描述

The M2006-03 is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for frequency translation and jitter attenuation of a master reference clock in a cable modem termination system (CMTS). External loop filter components allow tailoring of the PLL loop response. The M2006-03 includes a phase-slope limiting feature to prevent disruptive output clock phase changes upon input reference reselection.