概览
描述
The R1QBA4436RBG is a 4, 194, 304-word by 36-bit and the R1QBA4418RBG is a 8, 388, 608-word by 18-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, High-Speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.
特性
- Power Supply 1.8 V for core (VDD), 1.4 V to VDD for I/O (VDDQ)
- Clock Fast clock cycle time for high bandwidth Two input clocks (K and /K) for precise DDR timing at clock rising edges only Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems Clock-stop capability with μs restart
- I/O Common data input/output bus Pipelined double data rate operation HSTL I/O User programmable output impedance PLL circuitry for wide output data valid window and future frequency scaling Data valid pin (QVLD) to indicate valid data on the output
- Function Two-tick burst for low DDR transaction size Internally self-timed write control Simple control logic for easy depth expansion JTAG 1149.1 compatible test access port
- Package 165 FBGA package (15 x 17 x 1.4 mm)
产品对比
应用
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 910 KB | |
| 产品变更通告 | PDF 4.86 MB 日本語 | |
| 产品变更通告 | PDF 3.74 MB 日本語 | |
| 产品变更通告 | PDF 1.46 MB 日本語 | |
|
4 项目
|
||
设计和开发
产品选项
当前筛选条件
