概览
描述
The RMHE41A184AGBG is a 67, 108, 864-word by 18-bit and the RMHE41A364AGBG is a 33, 554, 432-word by 36-bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using DRAM memory cell. The Low Latency DRAM-III chip is a 1. 1Gb DRAM capable of a sustained throughput of approximately 57. 6 Gbps for burst length of 4 (approximately 51. 2 Gbps for applications implementing error correction), excluding refresh overhead and data bus turn-around With a bus speed of 800 MHz, a burst length of 4, and a tRC of 13. 75 ns, the Low Latency DRAM-III chip is capable of achieving this rate when accesses to at least 6 banks of memory are overlapped. These products are packaged in 180-pin FCBGA.
特性
- 2 cycle 800MHz DDR Muxed Address
- Optional data bus inversion to reduce SSO, SSN, maximum I/O current, and average I/O power
- Training sequence for per-bit deskew
- Selectable Refresh Mode: Auto or Overlapped Refresh
- Programmable PVT-compensated output impedance
- Programmable PVT-compensated on-die input termination
- PLL for improved input jitter tolerance and wide output data valid window
产品对比
应用
文档
|
|
|
---|---|---|
类型 | 文档标题 | 日期 |
数据手册 | PDF 632 KB | |
应用说明 | PDF 551 KB | |
产品变更通告 | PDF 4.86 MB 日本語 | |
宣传手册 | PDF 1.79 MB | |
产品变更通告 | PDF 3.74 MB 日本語 | |
其他 | PDF 793 KB 日本語 | |
产品变更通告 | PDF 1.46 MB 日本語 | |
宣传手册 | PDF 3.28 MB | |
8 项目
|
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

产品选项
当前筛选条件