概览
描述
The XF is a quartz-based PLL clock oscillator family with <150fs phase jitter offered in three package options: 2.5mm x 2.0mm, 3.2mm x 2.5mm, and 5.0mm x 3.2mm packages. It is ideal for enterprise-level equipment that demands low noise, stable, and accurate timing/clock sources. The XF is a quartz-based PLL oscillator with a key focus on noise reduction technologies. Typical phase jitter is 120fs over 12kHz to 20MHz bandwidth. The XF devices are available in a wide frequency range from 15MHz to 2100MHz.
Short lead-time, low noise, wide frequency range, excellent ambient performance, and very little engineering effort to incorporate this into your design makes the XF series an excellent choice over the conventional technologies. The XF family has stabilities as tight as ±25ppm for -40 °C to +85 °C and ± 50ppm for -40 °C to +105 °C. This XF family provides extremely quick delivery for both standard and custom frequencies.
特性
- Frequency range: 15MHz to 2100MHz
- Output types: CML, LVDS, LVPECL, HCSL
- Phase jitter (12kHz to 20MHz): 120fs typical (150fs max)
- Supply voltage: 1.8V, 2.5V or 3.3V
- Package options:
- 2.5mm x 2.0mm x 1.0mm
- 3.2mm x 2.5mm x 0.85mm
- 5.0mm x 3.2mm x 0.85mm
- Frequency stability: ± 25ppm
- Operating temperatures: -40 °C to +85 °C
- Frequency stability: ± 50ppm
- Operating temperatures: -40 °C to +105 °C
产品对比
应用
设计和开发
支持
资源
支持社区
-
关于产品的最终测试与烧写
参考文档:@@AN-B-020_v1.2_End product testing and programming guidelines.pdf 使用的Jlink进行烧写: 总结整个烧写流程如下 1.使用Jlink烧写cust_prod_test_ES5.hex (Dialog 原厂提供 ...
2016年8月1日 -
DSPS v_5.150.2 修改USER_DEVICE_NAME 问题
... 关的地方如sps_att_db等。 并将广播数据改为#define USER_ADVERTISE_DATA "\x03\x02\xe1\xff"。 在lightblue 或者我自己写的IOS APP中,获取到的DEVICE NAME 只有19字节。而 ...
2016年12月14日 -
DSPS v_5.150.2 修改USER_DEVICE_NAME 问题
... 关的地方如sps_att_db等。 并将广播数据改为#define USER_ADVERTISE_DATA "\x03\x02\xe1\xff"。 在lightblue 或者我自己写的IOS APP中,获取到的DEVICE NAME 只有19字节。而 ...
2016年12月14日
视频和培训
The XF and XP family of field-programmable clock oscillators (XOs) are optimized for use data centers, optical and wireline communication network, and industrial level equipment that demands very low noise, stable, and accurate timing/clock sources. These devices are single-output clock oscillators with an integrated resonator that utilizes a proprietary ASIC with a key focus on reduction in phase noise and phase jitter. Typical phase jitter is 120fs over 12kHz to 20MHz bandwidth. These chips are available in a wide frequency range from 15MHz to 2100MHz.
Related Resources