The 8A34011 Line Card Synchronizer for IEEE 1588 regenerates and distributes ultra-low jitter; precision timing signals that are locked to IEEE 1588 and Synchronous Ethernet (SyncE) reference sources elsewhere in a system. The device can be used to precisely synchronize IEEE 1588 Time Stamp Units (TSUs) and SyncE ports on line cards or daughter cards that are connected with synchronization sources across backplanes or other media that introduce clock propagation delays. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 TSUs in a system. The device supports multiple independent timing channels for: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and universal frequency translation. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 TSUs.
To see other devices in this product family, visit the ClockMatrix Timing Solutions page.
文档标题 | 类型 | 日期 | |
---|---|---|---|
PDF1.91 MB
|
数据手册
|
||
PDF1.16 MB
|
应用文档
|
||
PDF1.92 MB
|
应用文档
|
||
PDF2.13 MB
|
应用文档
|
||
PDF231 KB
|
应用文档
|
||
PDF1.62 MB
|
应用文档
|
||
PDF354 KB
|
应用文档
|
||
PDF148 KB
|
应用文档
|
||
PDF390 KB
|
应用文档
|
||
PDF880 KB
|
应用文档
|
||
PDF584 KB
|
应用文档
|
||
PDF162 KB
|
应用文档
|
||
PDF739 KB
|
应用文档
|
||
PDF633 KB
|
应用文档
|
||
PDF479 KB
|
应用文档
|
||
PDF442 KB
|
应用文档
|
||
PDF566 KB
|
应用文档
|
||
PDF976 KB
|
应用文档
|
||
PDF659 KB
|
应用文档
|
||
PDF324 KB
|
应用文档
|
||
PDF38 KB
|
器件勘误表
|
||
PDF10.53 MB
|
指南
|
||
PDF2.35 MB
|
指南
|
||
PDF213 KB
|
指南
|
||
PDF143 KB
|
指南
|
||
PDF2.35 MB
|
指南
|
||
PDF2.67 MB
|
手册 - 硬件
|
||
XLSX321 KB
|
其他
|
||
PDF320 KB
|
概览
|
||
PDF135 KB
|
产品变更通告
|
||
PDF113 KB
|
产品变更通告
|
||
PDF301 KB
|
产品变更通告
|
||
PDF123 KB
|
产品变更通告
|
||
PDF435 KB
|
产品变更通告
|
||
PDF103 KB
|
Release Note
|
||
PDF288 KB
|
原理图
|
||
PDF400 KB
|
白皮书
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds.
They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.
For more information, visit www.idt.com/clockmatrix.