概览

描述

The 9SBV0802 provides two banks of four 1.05V LVCMOS outputs. Each bank has its own input. There are three OE pins. Two OE pins control two outputs each and one OE pin controls four outputs. One 9SBV0802 allows one PCH to easily support four CPU's with point to point routing of the PM signals. Two 9SBV0802 devices allow one PCH to easily support up to eight CPU's with point-to-point routing of the PM signals.
 

特性

  • Eight 1–48MHz 1.05V LVCMOS outputs
  • Additive cycle-to-cycle jitter < 8ps
  • Output-to-output skew within a bank < 50ps
  • Output-to-output skew between banks < 100ps
  • 1.8V power supply, 15mW typical power consumption
  • Three OE pins
  • 1.05V LVCMOS inputs with VREF pin
  • Space saving 4 x 4 mm 20-VFQFPN

文档

文档标题 类型 日期
PDF289 KB
数据手册
PDF146 KB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF565 KB
应用文档
PDF217 KB
概览
PDF252 KB
概览
PDF734 KB
产品变更通告
PDF728 KB
产品变更通告
PDF2.97 MB
产品变更通告
PDF5.71 MB
产品变更通告
PDF5.61 MB
产品变更通告
PDF517 KB
报告

设计和开发

模型

模型

Title Type Date
模型 - IBIS

支持

视频和培训

Low-jitter LVCMOS Fanout Clock Buffers by IDT