跳转到主要内容

概览

描述

This is the evaluation kit for the 8A34003, 8A34004, 8A34013, and 8A34043. The 8A34003 is functionally a superset of these products, making it suitable to evaluate any of the four. Please return to the device product page for more information on each specific device. The 8A34003 provides four independent timing channels that can be configured as Digital PLLs (DPLLs) or as Digitally Controlled Oscillators (DCOs). The DPLL channels can be used for jitter attenuation and frequency translation. The DCOs can be programmed to synthesize the desired frequency and they can be steered by external software with resolution of  1.11E-16. The DPLLs can lock to virtually any frequency from 1kHz to 1GHz and the DPLLs and DCOs can generate virtually any frequency from 0.5Hz to 1GHz with typical jitter below 150fs RMS from 12kHz to 20MHz.

特性

  • 2 differential clock inputs
  • 12 differential outputs
  • 1 serial port channel
  • On-board EEPROM
  • 7 GPIO controls
  • Selectable voltage controls

应用

文档

类型 文档标题 日期
手册 - 硬件 PDF 2.29 MB
原理图 PDF 1.85 MB
应用说明 登录后下载 PDF 96 KB
3 项目

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?