跳转到主要内容

概览

描述

The 557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential HCSL input pairs and fans out to four pairs of differential HCSL or LVDS outputs.

特性

  • Packaged in 20-pin TSSOP
  • Pb (lead) free packaging
  • Operating voltage of 3.3 V
  • Low power consumption
  • Input differential clock of up to 200 MHz
  • Jitter 60 ps (cycle-to-cycle)
  • Output-to-output skew of 50 ps
  • Available in industrial temperature range (-40 to +85°C)
  • For PCIe Gen2/3 applications, see the 5V41067A

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 6 KB
1 item

产品选项

当前筛选条件

视频和培训

PCIe Clocking Architectures (Common and Separate)

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Watch the Video Series Below