特性
- 2 universal outputs LVPECL, LVDS, HCSL - or 4 LVCMOS outputs
- 1 additional LVCMOS reference output
- In-system programmable with 2 independent output frequencies
- Up to 350MHz input/output frequencies
- Also supports crystal input
- Stores 4 different configurations in OTP non-volatile memory
- < 100mW core power (at 3.3V)
- < 0.5ps RMS phase jitter (typ.)
- Meets PCIe® Gen 1/2/3, USB 3.0, 1/10 GbE clock requirements
- 1.8/2.5/3.3V core and output voltages
- 4mm x 4mm 24 Ld VFQFPN
- -40 °C to +85 °C operating temperature range
- Supported by Renesas' Timing Commander™ software tool
描述
The 5P49V6913 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using the I²C interface. This is Renesas' sixth generation of programmable clock technology (VersaClock® 6). The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation.
Two select pins allow up to four different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power down), regional standards (US, Japan, Europe), or system production margin testing. The device may be configured to use one of two I²C addresses to allow multiple devices to be used in a system.
应用
- Ethernet switches/routers
- PCI Express 1.0/2.0/3.0
- Broadcast video/audio timing
- Multi-function printers
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- 1GbE and 10GbE
当前筛选条件
筛选
软件与工具
样例程序
模拟模型
This video provides an overview of the Renesas VersaClock® 6, highlighting its key features within the programmable clock generator family. Discover how VersaClock® 6 combines low power consumption with high flexibility and performance, simplifying system design by replacing multiple discrete timing components.
Description
IDT's innovative support tool, Timing Commander™, expedites development cycles by empowering customers to program sophisticated timing devices with an intuitive and flexible Graphical User Interface. IDT's Timing Commander is a Windows™-based platform designed to serve user-friendly configuration interfaces, known as personalities, for various IDT products and product families. With a few simple clicks, the user is presented with a comprehensive, interactive block diagram offering the ability to modify desired input values, output values, and other configuration settings. The software automatically makes calculations, reports status monitors, and prepares register settings without the need to reference a datasheet. The tool also automatically loads the configuration settings over USB to an IDT evaluation board for immediate application in the circuit. Once the device has been configured and tuned for optimal system performance, the configuration file can be saved for factory-level programming before shipment. For more information about Timing Commander, visit our Timing Commander page.
Resources
新闻和博客
新闻
2015年10月13日
|