跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Optimized for 2.5V LVTTL
  • Guaranteed Low Skew < 25ps (max)
  • Very low duty cycle distortion < 300ps (max)
  • High speed propagation delay < 2ns. (max)
  • Up to 200MHz operation
  • Very low CMOS power levels
  • Hot insertable and over-voltage tolerant inputs
  • 1:10 fanout buffer
  • 2.5V VDD
  • Available in TSSOP package

描述

The 5T9070 2.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The 5T9070 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
5T9070PAGIObsoleteN/AOut of StockTSSOP48#IYesTube
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?