跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation)
OC-48 Precision Clock Generator

封装信息

Pkg. Type:VFQFPN
Pkg. Code:NLG28
Lead Count (#):28
Pkg. Dimensions (mm):6.0 x 6.0 x 0.85
Pitch (mm):0.65

环境和出口类别

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)3

产品属性

Pkg. TypeVFQFPN
Lead Count (#)28
Pb (Lead) FreeYes
Carrier TypeTray
Core Voltage (V)3.3V, 2.5V
Feedback InputNo
Hitless ProtectionYes
Input Freq (MHz)19.4 - 20.9, 38.8 - 41.7, 77.7 - 83.4, 155.5 - 167, 311 - 334, 622 - 667
Input TypeLVPECL, LVDS, LVCMOS, LVTTL
Inputs (#)2
Length (mm)6
MOQ35
Moisture Sensitivity Level (MSL)3
Output Banks (#)2
Output Freq Range (MHz)155.5 - 166.6, 622 - 666.5
Output SignalingLVDS
Output Skew (ps)20
Output TypeLVDS
Output Voltage (V)3.3V, 2.5V
Outputs (#)2
Package Area (mm²)36
Pb Free Categorye3 Sn
Phase Jitter Max RMS (ps)3.4
Phase Jitter Typ RMS (ps)1.2
Pitch (mm)0.65
Pkg. Dimensions (mm)6.0 x 6.0 x 0.85
Prog. ClockNo
Qty. per Carrier (#)490
Qty. per Reel (#)0
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelNo
Temp. Range (°C)-40 to 85°C
Thickness (mm)0.85
Width (mm)6

描述

The 5T929 generates a high precision FEC (Forward Error Correction) or non-FEC source clock for SONET/SDH systems as well as a source clock for Gigabit Ethernet systems. This device also has clock regeneration capability: it creates a "clean" version of the clock input by using the internal oscillator to square the input clock's rising and falling edges and remove jitter. In the event that the main clock input fails, the device automatically locks to a backup reference clock using a hitless switchover mechanism. This device detects loss of valid CLKIN and leaves the VCO of the PLL at the last valid frequency while an alternate input REFIN is selected. If CLKIN and REFIN are different frequencies, the multiplication factor will be adjusted to retain the same output frequency. The 5T929 can act as a translator from a differential LVPECL, LVDS, or single-ended LVTTL input to LVPECL or LVDS outputs. The 5T929-10 has LVDS outputs and the 5T929-30 has LVPECL outputs. The two modes of output frequency range are controlled by the SELmode. When SELmode is high or low, the QOUT is a multiplied version of the input clock while QREG is a regenerated version of the input clock.