跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Supports high-performance system speed
  • Commercial and Industrial
  • — 5ns Clock-to-Data Access (100MHz)
  • — 6ns Clock-to-Data Access (83MHz)
  • — 7ns Clock-to-Data Access (66MHz)
  • Single-cycle deselect functionality (Compatible with
  • Micron Part # MT58LC32K32D7LG-XX)
  • LBO input selects interleaved or linear burst mode
  • Self-timed write cycle with global write control (GW), byte
  • write enable (BWE), and byte writes (BWx)
  • Power down controlled by ZZ input
  • Operates with a single 3.3V power supply (+10/-5%)
  • Available in 100-pin TQFP package

描述

The 71V432 3.3V CMOS high-speed CacheRAM is organized as 32K x 32. The pipelined burst architecture provides cost effective 3-1-1-1 secondary cache performance for processors up to 100 MHz. The 71V432 CacheRAM contains write, data, address, and control registers. The burst mode feature offers the highest level of performance to the system designer, as it can provide four cycles of data for a single address presented to the CacheRAM.
Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
71V432S5PFGObsoleteN/AIn StockTQFP100#CYesTray
71V432S5PFG8ObsoleteN/AOut of StockTQFP100#CYesReel
71V432S5PFGIObsoleteN/AOut of StockTQFP100#IYesTray
71V432S5PFGI8ObsoleteN/AOut of StockTQFP100#IYesReel
71V432S6PFGObsoleteN/AIn StockTQFP100#CYesTray
71V432S6PFG8ObsoleteN/AOut of StockTQFP100#CYesReel
71V432S6PFGIObsoleteN/AOut of StockTQFP100#IYesTray
71V432S6PFGI8ObsoleteN/AOut of StockTQFP100#IYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?