跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • IDT Standard timing or First Word Fall Through Timing
  • Programmable Almost-Empty and Almost-Full flags
  • Serial or parallel programming of partial flags
  • Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits (byte)
  • Big- or Little-Endian format for word and byte bus sizes
  • Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings
  • Mailbox bypass registers for each FIFO
  • Easily expandable in width and depth
  • Auto power down minimizes power dissipation
  • Available in 128-pin TQFP package

描述

The 723643 is a 1K x 36 unidirectional Sync FIFO memory which supports clock frequencies up to 83 MHz and has read access times as fast as 8 ns. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFO via two mailbox registers.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
723643L12PFObsoleteN/AOut of StockTQFP128#CNoTray
723643L12PF8ObsoleteN/AOut of StockTQFP128#CNoReel
723643L12PFGObsoleteN/AOut of StockTQFP128#CYesTray
723643L12PFG8ObsoleteN/AOut of StockTQFP128#CYesReel
723643L15PFObsoleteN/AOut of StockTQFP128#CNoTray
723643L15PF8ObsoleteN/AOut of StockTQFP128#CNoReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?