跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Clock frequencies up to 100 MHz (6.5ns access time)
  • Select IDT Standard timing or First Word Fall Through Timing
  • Programmable Almost-Empty and Almost-Full flags
  • each has three default offsets (8, 16 and 64)
  • Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits
  • Big- or Little-Endian format for word and byte bus sizes
  • Mailbox bypass registers for each FIFO
  • Free-running CLKA and CLKB may be asynchronous or coincident
  • Auto power down minimizes power dissipation
  • Available in 128-pin TQFP package
  • Industrial temperature range (–40C to +85C) is available

描述

The 72V3644 is a 3.3V version of the IDT723644. Two independent 1,024 x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions.
Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
72V3644L10PFObsoleteN/AOut of StockTQFP128#CNoTray
72V3644L10PF8ObsoleteN/AOut of StockTQFP128#CNoReel
72V3644L15PFObsoleteN/AOut of StockTQFP128#CNoTray
72V3644L15PF8ObsoleteN/AOut of StockTQFP128#CNoReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?