跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
HCSL/LVCMOS Clock Generator

封装信息

CAD 模型:View CAD Model
Pkg. Type:VFQFPN
Pkg. Code:NLG72
Lead Count (#):72
Pkg. Dimensions (mm):10.0 x 10.0 x 1.0
Pitch (mm):0.5

环境和出口类别

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

产品属性

Lead Count (#)72
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)2500
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)25 - 25
Input TypeCrystal, LVCMOS, LVTTL, LVPECL, LVDS, LVHSTL, HCSL
Inputs (#)2
Length (mm)10
MOQ2500
Output Banks (#)7
Output Freq Range (MHz)100 - 100, 50 - 50, 156.25 - 156.25
Output TypeLVCMOS, HCSL, LVTTL
Output Voltage (V)3.3
Outputs (#)11
Package Area (mm²)100
Phase Jitter Typ RMS (ps)0.71
Pitch (mm)0.5
Pkg. Dimensions (mm)10.0 x 10.0 x 1.0
Pkg. TypeVFQFPN
Product CategoryGeneral Purpose Clocks
Prog. ClockNo
Reel Size (in)13
Reference OutputNo
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Spread SpectrumNo
Tape & ReelYes
Thickness (mm)1
Width (mm)10
Xtal Freq (KHz)25 - 25
Xtal Inputs (#)1

描述

The 8413S12BI-126 is a PLL-based clock generator. This high-performance device is optimized to generate the processor core reference clock, the PCI Express, sRIO, XAUI, SerDes reference clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra-low jitter, low-skew clock outputs. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the 8413S12BI-126 supports telecommunication, networking, and storage requirements.