跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Six differential LVDS outputs
  • One differential clock input pair
  • CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
  • Maximum output frequency: 1.7GHz
  • Translates any single ended input signal to LVDS levels with resistor bias on nCLK input
  • Output skew: 55ps (maximum)
  • Propagation delay: 850ps (maximum)
  • Additive phase jitter, RMS: 0.067ps (typical)
  • Full 3.3V or 2.5V power supply
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

描述

The 854S006I is a low skew, high performance 1-to-6 Differential-to-LVDS Fanout Buffer. The CLK, nCLK pair can accept most standard differential input levels. The 854S006I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output skew characteristics make the 854S006I ideal for those clock distribution applications demanding well defined performance and repeatability.

产品参数

属性
Temp. Range (°C)-40 to 85°C
Product CategoryClock Buffers & Drivers, RF Buffers

封装选项

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
TSSOP7.8 x 4.4 x 1.0240.65
Part NumberStatusSamplesStockPackageBudgetary Price (USD)Lead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)Country of AssemblyCountry of Wafer Fabrication
854S006AGILFActiveAvailableIn StockTSSOP1ku | $10.6124#Tube1062#Yese3 Sn-40 to 85°CTAIWANAUSTRIA
854S006AGILFTActiveN/AOut of StockTSSOP1ku | $10.6124#Reel13000#0Yese3 Sn-40 to 85°CTAIWANAUSTRIA
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?