瑞萨电子 (Renesas Electronics Corporation)
搜索

8SLVP1204

有效
产品长期供货

2:4 LVPECL Output Fanout Buffer

立即订购

特性

  • Supports PCI Express Gen 1–5
  • Four low-skew, low additive jitter LVPECL output pairs
  • Two selectable, differential clock input pairs
  • Differential pairs can accept the following differential input levels: LVDS, LVPECL, CML
  • Maximum input clock frequency: 2GHz
  • LVCMOS interface levels for the control input (input select)
  • Output skew: 5ps (typical)
  • Propagation delay: 320ps (maximum)
  • Low additive phase jitter, RMS
  • fREF = 156.25MHz, VPP = 1V, 12kHz to 20MHz: 40fs (maximum)
  • Maximum device current consumption (IEE): 60mA (maximum)
  • Full 3.3V or 2.5V supply voltage
  • Available in a lead-free (RoHS 6), 16-VFQFPN package
  • -40 °C to 85 °C ambient operating temperature
  • Supports case temperature ≤105 °C operations
查找时钟分配的其他产品
8SLVP1204I - Block Diagram
8SLVP1204I - Pinout
8SLVP1204I - Block Diagram
8SLVP1204I - Pinout

描述

The 8SLVP1204 is a high-performance differential LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very-low additive phase-noise clock and data signals. The 8SLVP1204 is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP1204 ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and four low-skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.

产品参数

属性值
Temp. Range (°C)-40 to 85°C (Tc ≤ 105°C)

封装选项

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
VFQFPN3.0 x 3.0 x 1.0160.5

当前筛选条件

加载中
加载中

Overview of IDT's 8LSVP (LVPECL) and 8SLVD (LVDS) families of low-jitter fanout buffers from IDT. Fanout buffers are a useful building block of many clock trees, providing signal buffering and multiple low-skew copies of the input signal. IDT's high-performance, low additive phase noise, differential clock fan-out buffers offer up to 2 GHz clock operation, low additive phase jitter (12kHz - 20MHz) of 50 to 100 femtoseconds RMS max, fast output rise & fall times (less than 150ps), and single and dual channel functions (dual: matched propagation delay). Presented by Baljit Chandhoke, Product Marketing Manager at Integrated Device Technology, Inc. To learn more about IDT's industry-leading portfolio of fanout buffers, visit Renesas's RF Buffer page.

 

加载中加载中