特性
- Loss of Signal (LOS) output; supports fault tolerant systems
- Supports PCIe Gen 1–5 CC and IR in fanout mode
- Supports PCIe Gen 1–5 CC in High Bandwidth Zero Delay Buffer (ZDB) mode
- Direct connection to 85Ω transmission lines; saves 8 resistors compared to standard PCIe devices
- Spread spectrum tolerant; allows reduction of EMI
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Easy AC coupling to other logic families; see application note AN-891.
- Space saving 4mm × 4mm 24-VFQFPN; minimal board space
描述
The 9DBL0253 zero-delay/fanout buffer is a low-power high-performance member of Renesas' full-featured PCIe family. The buffer supports PCIe Gen 1–5 and provides a Loss of Signal (LOS) indicator. The device is an easy upgrade from the 9DBL0252.
For information regarding evaluation boards and material, please contact your local sales representative.
产品参数
| 属性 | 值 |
|---|---|
| Diff. Outputs | 2 |
| Diff. Output Signaling | LP-HCSL |
| Output Freq Range (MHz) | 1 - 200 |
| Diff. Inputs | 1 |
| Diff. Input Signaling | HCSL |
| Accepts Spread Spec Input | Yes |
| Power Consumption Typ (mW) | 100 |
| Supply Voltage (V) | 3.3 - 3.3 |
| Output Type | LP-HCSL |
| Diff. Termination Resistors | 0 |
| Package Area (mm²) | 16 |
| Battery Backup | No |
| Battery Seal | No |
| CPU Supervisory Function POR | No |
| Crystal Frequency Trimming | No |
| Frequency Out Pin | No |
| Inputs (#) | 1 |
| Input Freq (MHz) | 1 - 200 |
| Additive Phase Jitter Typ RMS (fs) | 300 |
| Function | Zero Delay Buffer |
| Input Type | HCSL |
| Output Banks (#) | 1 |
| Core Voltage (V) | 3.3 |
| Output Voltage (V) | 0.8 |
| Product Category | PCI Express Clocks |
封装选项
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 4.0 x 4.0 x 0.9 | 24 | 0.5 |
应用
- PCIe Riser Cards
- nVME Storage
- Networking
- Accelerators
- Industrial Control/Embedded
当前筛选条件