特性
- Generates common frequencies from 14.318 MHz or 25 MHz
- Crystal or reference input
- 8 - 0.7 V HCSL differential output pairs
- Supports Serial-ATA at 100 MHz
- Two spread spectrum modes: 0 to -0.5 downspread and +/-0.25% centerspread
- Unused inputs may be disabled in either driven or Hi- Z state for power management
- Programmable OE Polarity
- M/N Programming
描述
9FG108 is a Synthesizer that provides 8 differential output pairs that are compliant to the Intel CK410 specification. It also provides support for PCI-Express, next generation I/O, and SATA. The part synthesizes several output frequencies from either a 14.31818 MHz crystal or a 25 MHz crystal. The device can also be driven by a reference input clock instead of a crystal. It provides outputs with cycle-to-cycle jitter of less than 50 ps and output-to-output skew of less than 65 ps.
产品参数
| 属性 | 值 |
|---|---|
| Diff. Outputs | 8 |
| Diff. Output Signaling | HCSL |
| Output Freq Range (MHz) | 100 - 400 |
| Power Consumption Typ (mW) | 568 |
| Supply Voltage (V) | 3.3 - 3.3 |
| Output Type | HCSL, LVCMOS |
| Xtal Freq (MHz) | 14.318 - 14.318, 25 - 27 |
| Diff. Termination Resistors | 32 |
| Package Area (mm²) | 76.3, 119.3 |
| Battery Backup | No |
| Battery Seal | No |
| CPU Supervisory Function POR | No |
| Crystal Frequency Trimming | No |
| Frequency Out Pin | No |
| Input Freq (MHz) | 14.318 - 14.318, 25 - 27 |
| Input Type | Crystal, LVCMOS |
| Core Voltage (V) | 3.3 |
| Output Voltage (V) | 0.8V, 3.3V |
当前筛选条件
筛选
软件与工具
样例程序
模拟模型
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
In this episode, Ron Wade from IDT (acquired by Renesas) explains PCIe common clocking and its impact on timing solutions. Learn about using a single clock source, fan-out buffers, and the considerations for spread spectrum and non-spread spectrum clocking in PCIe systems.
In this video, we explore PCIe with separate reference clocks and the effects of clock selection. Learn how separate reference clocks work and their impact on system performance and stability.
This video provides a high-level overview of Separate Reference Clock with Independent Spread (SRIS) architectures for PCI Express systems, additional performance requirements that this clocking architecture imposes on the reference clocks, and some system implications encountered trying to implement the architecture.