跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Drives 2 channels of 4 FBDIMMs (total of 8 FBDIMMs)
  • Power up default is all outputs in 1:1 mode
  • DIF_(9:0) can be "gear-shifted" from the input CPU Host Clock
  • DIF_(11:10) can be "gear-shifted" from the input CPU Host Clock
  • Spread spectrum compatible
  • Supports output clock frequencies up to 400 MHz
  • 8 Selectable SMBus addresses
  • SMBus address determines PLL or Bypass mode
  • DIF output cycle-to-cycle jitter < 50ps
  • DIF output-to-output skew < 100ps across all outputs in 1:1 mode
  • 56-pin SSOP/TSSOP package
  • RoHS compliant packaging

描述

9FG1200-1 follows the Intel DB1200GS Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) can be equal to or have a gear ratio to the input clock. A differential CPU clock from a CK410B+ main clock generator, such as the 932S421, drives the . The can provide outputs up to 400MHz.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
9FG1200DG-1LFObsoleteN/AOut of StockTSSOP56#Tube1034#Yese3 Sn0 to 70°C
9FG1200DG-1LFTObsoleteN/AOut of StockTSSOP56#Reel12000#0Yese3 Sn0 to 70°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?