跳转到主要内容

概览

描述

The 9FGV0841 is an 8-output very low power clock generator for PCIe Gen1–4 applications with integrated output terminations providing Zo=100 Ω. The device has 8 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.

For information regarding evaluation boards and material, please contact your local IDT sales representative.

特性

  • PCIe Gen1–4 compliant
  • Integrated terminations provide 100Ω differential Zo: reduced component count and board space
  • 1.8V operation: reduced power consumption
  • Outputs can optionally be supplied from any voltage between 1.05V and 1.8V: maximum power savings
  • OE# pins: support DIF power management
  • LP-HCSL differential clock outputs: reduced power and board space
  • Programmable slew rate for each output: allows tuning for various line lengths
  • Programmable output amplitude: allows tuning for various application environments
  • DIF outputs blocked until PLL is locked: clean system start-up
  • Selectable 0%, -0.25% or -0.5% spread on DIF outputs: reduces EMI
  • External 25MHz crystal; supports tight ppm with 0ppm synthesis error
  • Configuration can be accomplished with strapping pins: SMBus interface not required for device control
  • 3.3V tolerant SMBus interface works with legacy controllers
  • Space-saving 6 × 6 mm 48-VFQFPN; minimal board space
  • Selectable SMBus addresses: multiple devices can easily share an SMBus segment
  • Available in AEC-Q100 qualified, Grade 2 (-40°C to +105°C) version (wettable flank package)

产品对比

应用

文档

设计和开发

软件与工具

软件下载

类型 文档标题 日期
软件和工具 - 评估软件 登录后下载 ZIP 440 KB
1 项目

开发板与套件

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 97 KB
1 项目

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?

视频和培训

Ron Wade, chief PCIe system architect explains the fundamental difference in reference clock jitter budgets between the first three generations of the specification and those of Gen4 and Gen5 which raise new challenges for designers.

Related Resources