跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • High voltage types (20V rating)
  • Medium speed operation 12MHz (Typ.) clock rate at VDD-VSS = 10V
  • Fully static operation
  • 8 master-slave flip-flops plus output buffering and control gating
  • 100% tested for quiescent current at 20V
  • Maximum input current of 1µA at 18V over full package temperature range; 100nA at 18V and +25 °C
  • Noise margin (full package temperature range)
  • 1V at VDD = 5V
  • 2V at VDD = 10V
  • 2.5V at VDD = 15V
  • Standardized symmetrical output characteristics
  • 5V, 10V and 15V parametric ratings
  • Meets all requirements of JEDEC tentative standard No. 13B, "Standard Specifications for Description of "B" Series CMOS devices

描述

CD4014BMS - synchronous parallel or serial input/serial output CD4021BMS - asynchronous parallel input or synchronous serial input/serial output CD4014BMS and CD4021BMS series types are 8-stage parallel or serial input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel JAM inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, Q outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014BMS. In the CD4021BMS serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/ SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021BMS, the CLOCK input of the internal stage is forced when an asynchronous parallel entry is made. Register expansion using multiple packages is permitted. The CD4014BMS and CD4021BMS are supplied in these 16-lead outline packages: Braze Seal DIP H4T Frit Seal DIP H1F Ceramic Flatpack H6W

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Pitch (mm)Pkg. Dimensions (mm)DLA SMDPb (Lead) FreePb Free CategoryMOQTemp. Range (°C)
CD4021BDMSRObsoleteN/AOut of StockSBDIP16#TubeNot Applicable2.5mm20.3 x 7.5 x 2.415962R9662302VECExemptGold Plate over compliant Undercoat-e425-55 to +125°C
CD4021BKMSRObsoleteN/AOut of StockCFP16#TrayNot Applicable1.3mm10.4 x 6.9 x 0.005962R9662302VXCExemptGold Plate over compliant Undercoat-e425-55 to +125°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?