封装信息
| Lead Count (#) | 48 |
| Pkg. Code | PRG48 |
| Pitch (mm) | 0.5 |
| Pkg. Type | TQFP |
| Pkg. Dimensions (mm) | 7.0 x 7.0 x 1.4 |
环境和出口类别
| Moisture Sensitivity Level (MSL) | 3 |
| Pb (Lead) Free | Yes |
| ECCN (US) | |
| HTS (US) |
产品属性
| Lead Count (#) | 48 |
| Carrier Type | Reel |
| Moisture Sensitivity Level (MSL) | 3 |
| Core Voltage (V) | 3.3, 2.5 |
| Function | Buffer, Divider |
| Input Freq (MHz) | 0 - 700 |
| Input Type | LVCMOS, LVPECL |
| Inputs (#) | 3 |
| Output Skew (ps) | 225 |
| Output Voltage (V) | 3.3, 2.5 |
| Qty. per Reel (#) | 2000 |
| Qty. per Carrier (#) | 0 |
| Pb (Lead) Free | Yes |
| Pb Free Category | e3 Sn |
| Temp. Range | 0 to 70°C |
| Diff. Input Signaling | 3.3, 2.5 |
| Divider Value | 1, 2 |
| Length (mm) | 7 |
| MOQ | 2000 |
| Multiply/Divide Value | 1.00000 |
| Operating Freq | 350.00000 |
| Output Banks (#) | 4 |
| Output Freq Range (MHz) | 0 - 350 |
| Output Signaling | LVCMOS |
| Output Type | LVCMOS |
| Outputs (#) | 16 |
| Package Area (mm²) | 49.0 |
| Pitch (mm) | 0.5 |
| Pkg. Dimensions (mm) | 7.0 x 7.0 x 1.4 |
| Pkg. Type | TQFP |
| Pre Divider | 0 |
| Reel Size (in) | 13 |
| Requires Terms and Conditions | Does not require acceptance of Terms and Conditions |
| Supply Voltage (V) | 3.3 - 3.3 |
| Tape & Reel | Yes |
| Thickness (mm) | 1.4 |
| Width (mm) | 7 |
有关 MPC9443 的资源
描述
The MPC9443 is a full static design supporting clock frequencies up to 350 MHz. The signals are generated and retimed on-chip to ensure minimal skew between the four output banks. Two independent LVPECL compatible clock inputs are available. This feature supports redundant differential clock sources. In addition, the MPC9443 supports single-ended LVCMOS clock distribution systems. Each of the four output banks can be individually supplied by 2.5 V or 3.3 V, supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each output bank. The MPC9443 output banks are in high-impedance state by deasserting the OEN pins. Asserting OEN will the enable output banks. Please see Table 4. Output High-Impedance Control (OEN) for details. The outputs can be synchronously stopped (logic low state). The outputs provide LVCMOS compatible levels with the capability to drive terminated 50 ? transmission lines. For series terminated transmission lines, each of the MPC9443 outputs can drive one or two traces giving the devices an effective fanout of 1:32 at VCC = 3.3 V. The device is packaged in a 7x7 mm2 48-lead LQFP package.