跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • 2 cycle 800MHz DDR Muxed Address
  • Optional data bus inversion to reduce SSO, SSN, maximum I/O current, and average I/O power
  • Training sequence for per-bit deskew
  • Selectable Refresh Mode: Auto or Overlapped Refresh
  • Programmable PVT-compensated output impedance
  • Programmable PVT-compensated on-die input termination
  • PLL for improved input jitter tolerance and wide output data valid window

描述

The RMHE41A184AGBG is a 67, 108, 864-word by 18-bit and the RMHE41A364AGBG is a 33, 554, 432-word by 36-bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using DRAM memory cell. The Low Latency DRAM-III chip is a 1. 1Gb DRAM capable of a sustained throughput of approximately 57. 6 Gbps for burst length of 4 (approximately 51. 2 Gbps for applications implementing error correction), excluding refresh overhead and data bus turn-around With a bus speed of 800 MHz, a burst length of 4, and a tRC of 13. 75 ns, the Low Latency DRAM-III chip is capable of achieving this rate when accesses to at least 6 banks of memory are overlapped. These products are packaged in 180-pin FCBGA.

Part NumberStatusSamplesStockRoHSPackage
RMHE41A364AGBG-120#AC0ObsoleteN/AOut of StockRoHS:EN
RoHS:JA
Package
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?