跳转到主要内容

特性

  • CPU and DDR Memory Interfaces
    • 2x Cortex-A53 up to 1.0GHz
    • 32-bit LPDDR4-3200
  • Vision and Artificial Intelligence
    • AI Accelerator; DRP-AI at 1.0 TOPS/W class
    • OpenCV Accelerator (DRP)
  • Video and Graphics, Display
    • H.265/H.264 Multi Codec
      Encoding; h.265 up to 2160p, h.264 up to 1080p
      Decoding; h.265 up to 2160p, h.264 up to 1080p
  • High Speed Interfaces
    • 1x Gigabit Ethernet
    • 1x USB3.1 Gen1 Host/Peripheral
    • 1x PCIe Gen 2 (2-lane)
    • 2x SDIO 3.0
    • 1x eMMC 4.5.1
  • Package: FCBGA, 15x15mm 0.5mm pitch

描述

DRP-AI utilizes an AI accelerator consisting of a Dynamically Reconfigurable Processor (DRP) and AI-MAC that accelerates AI inference to achieve both high-speed AI inference and low power consumption, enabling real-time image AI without heat sinks or cooling fans. In addition, the OpenCV accelerator, which takes advantage of DRP technology featuring high flexibility, enables high-speed image processing outside of AI in addition to image preprocessing for AI inference, all on a single chip.

These features enable smaller devices and lower BOM costs for vision AI applications in a wide range of embedded markets, including surveillance security, industrial automation, and healthcare.

Application Example Videos

产品参数

属性
CPU Architecture Arm
Main CPU Cortex-A53 x 2
Program Memory (KB) 0
RAM (KB) 1200
Carrier Type Bulk (Tray), Full Carton (Tray)
Supply Voltage (V) 3.135 - 3.465
I/O Ports 177
NPU Yes
DRAM I/F LPDDR4-3200 (32-bit)
3D GPU No
Temp. Range (°C) Tj = -40 to +103
Operating Freq (Max) (MHz) 996
Ethernet speed 10M/100M/1G
Ethernet (ch) 1
EtherCat (ch) (#) 0
USB FS (host ch/device ch) ( 1 / 1 )
USB HS (host ch/device ch) ( 1 / 1 )
USB SS (host ch/device ch) ( 1 / 1 )
PCI Express (generation and ch) PCIe (Gen.2.0 2Lane) x 1 ch
SCI or UART (ch) 2
SPI (ch) 0
I2C (#) 4
CAN (ch) 0
CAN-FD (ch) 0
Wireless No
SDHI (ch) 2
High Resolution Output Timer No
PWM Output (pin#) 0
32-Bit Timer (ch) 32
16-Bit Timer (ch) (#) 0
8-Bit Timer (ch) 0
Standby operable timer No
Asynchronous General Purpose Timer / Interval Timer (ch) 0
16-Bit A/D Converter (ch) 0
14-Bit A/D Converter (ch) 0
12-Bit A/D Converter (ch) 0
10-Bit A/D Converter (ch) 0
24-Bit Sigma-Delta A/D Converter (ch) 0
16-Bit D/A Converter (ch) 0
12-Bit D/A Converter (ch) 0
10-Bit D/A Converter (ch) (#) 0
8-Bit D/A Converter (ch) 0
Capacitive Touch Sensing Unit (ch) 0
Graphics LCD Controller No
MIPI Interfaces (DSI) (ch) 0
MIPI Interfaces (CSI) (ch) 0
Image Codec H.264/H.265
Segment LCD Controller No
Security & Encryption No

封装选项

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
FCBGA 15 x 15 x 1.9 841 0.5

应用方框图

Vision AI box block diagram features a high-performance AI MPU with optimized power management, expandable peripheral interfaces and various integrated communication modules.
视觉 AI 盒
作为集中控制枢纽,用于管理多路摄像头和 AI 模型。

当前筛选条件