跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Differential clock signals
  • Meets SSTL_2 signal data
  • Supports SSTL_2 class I specifications on outputs
  • Low-voltage operation
  • VDD = 2.3V to 2.7V
  • Available in 64 pin TSSOP and 56 pin MLF packages
  • Exceeds ICSSSTVN16859 performance

描述

13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
SSTVA16859CGLFObsoleteN/AOut of StockTSSOP64#CYesTube
SSTVA16859CGLFTObsoleteN/AOut of StockTSSOP64#CYesReel
SSTVA16859CKLFObsoleteN/AOut of StockVFQFPN56#CYesTray
SSTVA16859CKLFTObsoleteN/AOut of StockVFQFPN56#CYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?