特性
- Frequency range: 15MHz to 2100MHz
- Output types: CML, LVDS, LVPECL, HCSL
- Phase jitter (12kHz to 20MHz): 120fs typical (150fs max)
- Supply voltage: 1.8V, 2.5V or 3.3V
- Package options:
- 2.5mm x 2.0mm x 1.0mm
- 3.2mm x 2.5mm x 0.85mm
- 5.0mm x 3.2mm x 0.85mm
- Frequency stability: ± 25ppm
- Operating temperatures: -40 °C to +85 °C
- Frequency stability: ± 50ppm
- Operating temperatures: -40 °C to +105 °C
描述
The XF is a quartz-based PLL clock oscillator family with <150fs phase jitter offered in three package options: 2.5mm x 2.0mm, 3.2mm x 2.5mm, and 5.0mm x 3.2mm packages. It is ideal for enterprise-level equipment that demands low noise, stable, and accurate timing/clock sources. The XF is a quartz-based PLL oscillator with a key focus on noise reduction technologies. Typical phase jitter is 120fs over 12kHz to 20MHz bandwidth. The XF devices are available in a wide frequency range from 15MHz to 2100MHz.
Short lead-time, low noise, wide frequency range, excellent ambient performance, and very little engineering effort to incorporate this into your design makes the XF series an excellent choice over the conventional technologies. The XF family has stabilities as tight as ±25ppm for -40 °C to +85 °C and ± 50ppm for -40 °C to +105 °C. This XF family provides extremely quick delivery for both standard and custom frequencies.
试用自定义部件配置工具。
产品参数
| 属性 | 值 |
|---|---|
| Function | XO, XO, VCXO |
| Output Type | CML, HCSL, LVDS, LVPECL |
| Output Freq Range (MHz) | 15 - 2100 |
| Supply Voltage (V) | 1.8 - 1.8, 2.5 - 2.5, 3.3 - 3.3 |
| Phase Jitter Max RMS (ps) | 0.15 |
| Freq. Stability Total (± PPM) | 25, 50 |
| Temp. Range (°C) | -40 to +85°C, -40 to 85°C, -40 to 105°C |
| Product Category | Crystal Oscillators |
试用自定义部件配置工具。
| Part Number | Status | Samples | Longevity | Stock | Package | Budgetary Price (USD) | Lead Count (#) | Carrier Type | Moisture Sensitivity Level (MSL) | Output Freq (MHz) | Output Type | Pitch (mm) | Pkg. Dimensions (mm) | Supply Voltage (V) | Freq. Stability Total (± PPM) | Function | Qty. per Reel (#) | Reel Size (in) | Pb (Lead) Free | Pb Free Category | Temp. Range (°C) | Country of Assembly | Country of Wafer Fabrication |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| XFC315837.500000K | Active | Available | 2040 Apr | Out of Stock | LGA | 1ku | $4.24 | 8# | Cut Tape | 3 | 837.5MHz | CML | 1.25mm | 2.5 x 3.2 x 0.85 | 1.8 - 1.8 | 50± PPM | XO | 2500# | 7in | Yes | e4 Au | -40 to 105°C | TAIWAN | TAIWAN |
| XFL216100.000000I | Active | Available | 2040 Apr | In Stock | DFN | 1ku | $3.71 | 12# | Cut Tape | 3 | 100MHz | LVDS | 0.4mm | 2.0 x 2.5 x 1.0 | 1.8 - 1.8 | 25± PPM | XO, VCXO | 2500# | 7in | Yes | e3 Sn | -40 to 85°C | MALAYSIA | TAIWAN |
| XFL336156.250000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $5.49 | 8# | Cut Tape | 3 | 156.25MHz | LVDS | 1.25mm | 2.5 x 3.2 x 0.85 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
| XFL526125.000000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $4.47 | 8# | VARR | 3 | 125MHz | LVDS | 1.27mm | 5.0 x 3.2 x 0.85 | 2.5 - 2.5 | 25± PPM | XO | 0 | 13in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
| XFN336100.000000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $5.49 | 8# | Cut Tape | 3 | 100MHz | HCSL | 1.25mm | 2.5 x 3.2 x 0.85 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
| XFN516100.000000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $4.47 | 8# | VARR | 3 | 100MHz | HCSL | 1.27mm | 5.0 x 3.2 x 0.85 | 1.8 - 1.8 | 25± PPM | XO | 0 | 13in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
| XFP236156.250000I | Active | Available | 2040 Apr | In Stock | DFN | 1ku | $5.49 | 12# | Cut Tape | 3 | 156.25MHz | LVPECL | 0.4mm | 2.0 x 2.5 x 1.0 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e3 Sn | -40 to 85°C | MALAYSIA | TAIWAN |
| XFP236312.500000I | Active | Available | 2040 Apr | In Stock | DFN | 1ku | $3.71 | 12# | Cut Tape | 3 | 312.5MHz | LVPECL | 0.4mm | 2.0 x 2.5 x 1.0 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e3 Sn | -40 to 85°C | MALAYSIA | TAIWAN |
| XFP236A00.000000I | Active | Available | 2040 Apr | Out of Stock | DFN | 12# | Cut Tape | 3 | 1000MHz | LVPECL | 0.4mm | 2.0 x 2.5 x 1.0 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e3 Sn | -40 to +85°C | |||
| XFP336312.500000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $4.24 | 8# | Cut Tape | 3 | 312.5MHz | LVPECL | 1.25mm | 2.5 x 3.2 x 0.85 | 3.3 - 3.3 | 25± PPM | XO | 2500# | 7in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
| XFP536625.000000I | Active | Available | 2040 Apr | In Stock | LGA | 1ku | $4.47 | 8# | VARR | 3 | 625MHz | LVPECL | 1.27mm | 5.0 x 3.2 x 0.85 | 3.3 - 3.3 | 25± PPM | XO | 0 | 13in | Yes | e4 Au | -40 to 85°C | TAIWAN | TAIWAN |
- 应用说明英语PDF 1.53 MB R31AN0034EU0102 Rev.1.02 2025年10月21日AI 生成的摘要: PLL loop filter design involves selecting component values to ensure stable operation and optimized phase noise. The loop bandwidth depends on parameters like charge pump current, VCO gain, and feedback divider. Second and third order passive loop filters are common, with specific calculations for cutoff, zero, and pole frequencies guiding component selection. Proper tuning of loop bandwidth enhances PLL stability and phase noise performance, demonstrated through lab experiments and calculation examples.
- 指南英语PDF 436 KB R31AN0001EU0102 Rev.1.02 2025年3月24日
推荐文档 (1)
数据手册 (12)
- 指南英语PDF 436 KB R31AN0001EU0102 Rev.1.02 2025年3月24日
- 指南英语XLS 3.38 MB 7WDXRDKU4E7E-5-61626 2017年5月04日
手册和指南 (4)
- 应用说明英语PDF 1.53 MB R31AN0034EU0102 Rev.1.02 2025年10月21日AI 生成的摘要: PLL loop filter design involves selecting component values to ensure stable operation and optimized phase noise. The loop bandwidth depends on parameters like charge pump current, VCO gain, and feedback divider. Second and third order passive loop filters are common, with specific calculations for cutoff, zero, and pole frequencies guiding component selection. Proper tuning of loop bandwidth enhances PLL stability and phase noise performance, demonstrated through lab experiments and calculation examples.
应用说明和白皮书 (1)
- 产品变更通告英语PDF 105 KB 2020年7月02日
产品通告(产品变更、EOL 等) (1)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
- 概览英语PDF 525 KB R31DS0080EU0100 Rev.1.00 2023年10月03日
营销资料 (1)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
Renesas Boards & Kits
Evaluation Board for XF Family Quartz-based PLL Oscillators
This is the evaluation board for the XF family field adjustable oscillator. With RMS phase jitter of less than 150fs over the full 12kHz to 20MHz integration range, the device meets the stringent jitter requirements 100G and 400G applications.
筛选
当前筛选条件
软件与工具
按类型筛选
按供应商筛选
样例程序
按应用筛选
按功能筛选
按编译器筛选
按 IDE 筛选
模拟模型
Partner Solutions
- 解决方案工具包中文这款功能强大的云端工具让您可以全天候都能对瑞萨电子主要的时钟系列(包括 VersaClock®、FemtoClock™ 和 ProXO)进行实时的相位噪声测量。
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
- 解决方案工具包中文这款功能强大的云端工具让您可以全天候都能对瑞萨电子主要的时钟系列(包括 VersaClock®、FemtoClock™ 和 ProXO)进行实时的相位噪声测量。
软件与工具 (2)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
模拟模型 (1)
No Results Found.
确保所有关键词拼写正确。
尝试使用更少、不同或更宽泛的词语来改变搜索结果。
如果您使用了筛选器,请考虑取消选择某些筛选器选项以扩大搜索结果。
- 搜索我们丰富的知识库,帮助您解答常见问题
- 前往支持论坛,获取瑞萨电子技术专家和社群的帮助
The XF and XP family of field-programmable clock oscillators (XOs) are optimized for use data centers, optical and wireline communication network, and industrial level equipment that demands very low noise, stable, and accurate timing/clock sources. These devices are single-output clock oscillators with an integrated resonator that utilizes a proprietary ASIC with a key focus on reduction in phase noise and phase jitter. Typical phase jitter is 120fs over 12kHz to 20MHz bandwidth. These chips are available in a wide frequency range from 15MHz to 2100MHz.
A brief overview of the features and benefits of IDT's (acquired by Renesas) ProXO family clock oscillators. These clock oscillators offer designers a reliable on-time, timing solution. Short lead-time, low noise, wide frequency range, excellent temperature versus frequency performance, and very little engineering effort for design in, makes them an excellent choice over conventional technology solutions. The clock oscillator families have stabilities as tight as ±20ppm, a range of phase jitter options, and temperature capabilities up to +105°C. These devices also offer extremely quick delivery for both standard and custom frequencies (16kHz to 2.1GHz).
IDT provides a brief overview of the timing solutions optimized for various configurations using the NXP (Freescale) QorIQ / Layerscape processors.
IDT provides a brief tutorial on the timing solutions required for NXP (Freescale) QorIQ / Layerscape processor-based systems.
Presented by Ron Wade, PCI Express timing expert.
Learn about how the ProXO2 family delivers the industry’s smallest package and uncompromised performance at 55fs typical phase jitter.
新闻和博客
支持社区
-
RH850F1KM-S1 DMA和ADC联动
你好,我是用的芯片是R7F7016843,请教一下,我在使用smart config生成代码,用于ADC和DMA联动。即ADC转换结果直接通过DMA 传输到内存中。 目前 ...
2023年8月11日 -
关于APP_DFLT_ADV_DATA和广播名称的问题
... xa0\xb5\x35\x85\x3e\xb0\x83\x07" #define APP_DFLT_ADV_DATA_LEN (18) 变成 #define APP_DFLT_ADV_DATA "\x04\xFFHi!" #define APP_DFLT_ADV_DATA_LEN (5) 但在例程上修改,如果APP_DFLT_ADV_DATA的字节 ...
2017年5月2日 -
微信蓝牙AirSync广播无法被识别
微信蓝牙广播数据格式,为什么我的一直出现 Has no 0xfee7 or standard service in broadcase record! 请问一下是什么东西没有添加对吗? 设备mac:12:34:56:78 ...
2017年3月14日