The 9FGV1006 is a member of Renesas' PhiClock™ programmable clock generator family. The 9FGV1006 provides 2 copies of a of a single integer, fractional or spread-spectrum output frequency and one copy of the crystal reference input. Two select pins allow for hardware selection of the desired configuration, or two I²C bits all easy software selection of the desired configuration. The user may configure any one of the four OTP configurations as the default when operating in I²C mode. Four unique I²C addresses are available, allowing easy I²C access to multiple components.
文档标题 | 类型 | 日期 | |
---|---|---|---|
PDF442 KB
|
数据手册
|
||
PDF1.99 MB
|
应用文档
|
||
PDF256 KB
|
应用文档
|
||
PDF134 KB
|
应用文档
|
||
PDF222 KB
|
应用文档
|
||
PDF486 KB
|
应用文档
|
||
PDF244 KB
|
应用文档
|
||
PDF255 KB
|
应用文档
|
||
PDF307 KB
|
应用文档
|
||
PDF480 KB
|
应用文档
|
||
PDF235 KB
|
应用文档
|
||
PDF1.90 MB
|
应用文档
|
||
PDF495 KB
|
应用文档
|
||
PDF442 KB
|
应用文档
|
||
PDF233 KB
|
应用文档
|
||
PDF160 KB
|
应用文档
|
||
PDF120 KB
|
应用文档
|
||
PDF565 KB
|
应用文档
|
||
PDF136 KB
|
应用文档
|
||
PDF121 KB
|
应用文档
|
||
PDF144 KB
|
数据手册
|
||
PDF144 KB
|
数据手册
|
||
PDF144 KB
|
数据手册
|
||
PDF144 KB
|
数据手册
|
||
PDF144 KB
|
数据手册
|
||
PDF144 KB
|
数据手册
|
||
PDF323 KB
|
手册 - 软件
|
||
PDF1.49 MB
|
手册 - 软件
|
||
PDF401 KB
|
手册 - 软件
|
||
PDF507 KB
|
其他
|
||
PDF2.40 MB
|
概览
|
||
PDF129 KB
|
产品变更通告
|
||
PDF143 KB
|
产品变更通告
|
||
PDF761 KB
|
产品变更通告
|
||
PDF1.35 MB
|
白皮书
|
This is the evaluation board for the 9FGV1006 programmable PhiClockTM generator. It provides a convenient way of configuring and programming the blank parts for the...
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
IDT’s chief PCIe system architect explains the fundamental difference in reference clock jitter budgets between the first three generations of the specification and those of Gen4 and Gen5 which raise new challenges for designers.