概览

描述

The 71T75602 2.5V CMOS Synchronous SRAM organized as 512K x 36 (18 Megabit). It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71T75602 contains data I/O, address and control signal registers.

特性

  • Supports high performance system speed - 166 MHz (3.5ns Clock-to-Data Access)
  • ZBTTM Feature - No dead cycles between write and read cycles
  • Internally synchronized output buffer enable eliminates the need to control OE
  • Single R/W (READ/WRITE) control pin
  • Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
  • 4-word burst capability (interleaved or linear)
  • Individual byte write (BW1 - BW4) control (May tie active)
  • Three chip enables for simple depth expansion
  • 2.5V power supply (±5%)
  • 2.5V I/O Supply (VDDQ)
  • Power down controlled by ZZ input
  • Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
  • Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA)

文档

文档标题 类型 日期
PDF241 KB
数据手册
PDF1.29 MB
End Of Life Notice
PDF69 KB
End Of Life Notice
PDF101 KB
End Of Life Notice
PDF113 KB
产品变更通告
PDF567 KB
产品变更通告
PDF398 KB
产品变更通告
PDF24 KB
产品变更通告
PDF98 KB
产品变更通告
PDF120 KB
产品变更通告
PDF194 KB
产品变更通告
PDF164 KB
产品变更通告
PDF729 KB
产品变更通告
PDF290 KB
产品变更通告
PDF80 KB
产品变更通告
PDF38 KB
产品变更通告
PDF211 KB
产品变更通告
PDF26 KB
产品变更通告
PDF150 KB
产品变更通告
PDF65 KB
产品变更通告
PDF138 KB
产品变更通告
PDF150 KB
产品变更通告
PDF48 KB
产品变更通告
PDF47 KB
产品变更通告
PDF274 KB
产品变更通告
PDF44 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF1.29 MB
End Of Life Notice
PDF69 KB
End Of Life Notice
PDF101 KB
End Of Life Notice

模块

模块

Title Type Date
模型 - IBIS

支持