特性
- Packaged in 8-pin SOIC (Pb free)
- Can function as low phase noise x2 multiplier
- Low skew outputs. One is ÷2 of other
- Input clock frequency up to 160 MHz at 3.3 V
- Phase noise of better than -100 dBc/Hz from 1 kHz to 1 MHz offset from carrier
- Can recover poor input clock duty cycle
- Output clock duty cycle of 45/55 at 3.3 V
- High drive strength for >100 MHz outputs
- Full CMOS clock swings with 25 mA drive capability at TTL levels
- Advanced, low power CMOS process
- Operating voltages of 3.0 to 5.5 V
描述
The 571 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced the world standard for these devices in 1992 with the debut of the AV9170, and updated that with the 570. The 571, part of IDT's ClockBlocks™ family, was designed to operate at higher frequencies, with faster rise and fall times, and with lower phase noise. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both outputs, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other. The chip is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to video. By allowing offchip feedback paths, the 571 can eliminate the delay through other devices. The use of dividers in the feedback path will enable the part to multiply by more than two.
支持社区
-
E2studio如何配置IIC多个从机地址？
E2studio如何配置IIC多个从机地址？目前有4个设备，能否通过E2studio如何配置多个从机地址?或者在程序中修改某些寄存器的值或 ...
2025年11月22日 -
查询中断的说明
请问有关中断的说明该在哪个文档查询？ 比如下面的代码中使用到了SPI_Slave_IRQn这个中断，那它如何被触发等信息能在哪里 ...
2025年11月21日 -
关于XSPI0启动ADC例程
Hi,您好， 我在跑N2L RSK的ADC外设例程，用RAM模式可以正常运行，LED灯都会亮。 切换到XSPI模式启动后，发现程序一直卡在如下的函 ...
2025年11月17日
