跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation)

瑞萨电子的时序产品组合已被 SiTime 收购。

数据手册、文档以及样品订购仍将通过 Renesas.com 官网提供,直至 2026 年底。如需新设计、采购、技术支持以及产品咨询,请访问 SiTime.com 官网或发送电子邮件至 [email protected]。预计于 2026 年底前全面过渡至 SiTime。

Low Phase Noise Zero Delay Buffer and Multiplier

封装信息

CAD 模型:View CAD Model
Pkg. Type:SOIC
Pkg. Code:DCG16
Lead Count (#):16
Pkg. Dimensions (mm):9.9 x 3.9 x 1.5
Pitch (mm):1.27

环境和出口类别

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

产品属性

Lead Count (#)16
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)2500
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Accepts Spread Spec InputNo
Core Voltage (V)3.3V, 5V
Die FormNo
Input Freq (MHz)5 - 160
Input TypeLVCMOS
Inputs (#)1
Length (mm)9.9
MOQ2500
Output Banks (#)2
Output Freq Range (MHz)24 - 160
Output Skew (ps)100
Output TypeLVCMOS
Output Voltage (V)3.3V, 5V
Outputs (#)2
Package Area (mm²)38.6
Period Jitter Typ P-P (ps)90
Pitch (mm)1.27
Pkg. Dimensions (mm)9.9 x 3.9 x 1.5
Pkg. TypeSOIC
Product CategoryZero Delay Buffers
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)1.5
Width (mm)3.9

描述

The 670-01 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT's ClockBlocks™ family, the part's zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs giving the appearance of no delay through the device. There are two identical outputs on the chip. The FBCLK should be used to connect to the FBIN. Each output has its own output enable pin. The 670-01 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to video. By allowing off chip feedback paths, the chip can eliminate the delay through other devices. The 15 different on-chip multipliers work in a variety of applications.