跳转到主要内容
32K x 36 3.3V Dual-Port RAM, Interleaved I/O's

封装信息

Lead Count (#) 208
Pkg. Code BF208
Pitch (mm) 0.8
Pkg. Type CABGA
Pkg. Dimensions (mm) 15.0 x 15.0 x 1.4

环境和出口类别

Pb (Lead) Free No
Moisture Sensitivity Level (MSL) 3
ECCN (US) NLR
HTS (US) 8542320041

产品属性

Lead Count (#) 208
Pb (Lead) Free No
Carrier Type Reel
Moisture Sensitivity Level (MSL) 3
Price (USD) | 1ku 101.17175
Access Time (ns) 15
Architecture Dual-Port
Bus Width (bits) 36
Core Voltage (V) 3.3
Density (Kb) 1152
Function Interrupt
I/O Type 3.3 V LVTTL
Interface Async
Length (mm) 15
MOQ 1000
Organization 32K x 36
Package Area (mm²) 225.0
Pb Free Category e0
Pitch (mm) 0.8
Pkg. Dimensions (mm) 15.0 x 15.0 x 1.4
Pkg. Type CABGA
Qty. per Carrier (#) 0
Qty. per Reel (#) 1000
Reel Size (in) 13
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Temp. Range 0 to 70°C
Thickness (mm) 1.4
Width (mm) 15

描述

The 70V657 is a high-speed 32K x 36 Asynchronous Dual-Port Static RAM designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 72-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 72-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. An automatic power down feature controlled by the chip enables (either CE0 or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.